MARC 닫기

• LDR

  02552camoa2200289 u pc4

• 001

  000000309115

• 005

  20120927084619

• 008

  900914s1991 us a b 001 eng

• 010

  ▼a  90048757 //r91

• 015

  ▼a  GB91-29251

• 020

  ▼a  0792391276:
  ▼c  $60.00

• 040

  ▼a  DLC
  ▼c  DLC
  ▼d  PMC
  ▼d  UKM

• 049

  ▼a  KMAL
  ▼l  AZ0000148926

• 082

  ▼a  621.38195
  ▼2  20

• 090

  ▼a  621.38195
  ▼b  R14v

• 100

  ▼a  Ramacher, Ulrich,
  ▼e  ed.

• 245

  ▼a  VLSI design of neural networks/
  ▼d  edited by Ulrich Ramacher and Ulrich R？ckert.

• 260

  ▼a  Boston:
  ▼b  Kluwer Academic Publishers,
  ▼c  1991.

• 300

  ▼a  vi, 343 p.:
  ▼b  ill.;
  ▼c  25 cm.

• 440

  ▼a  (The)Kluwer international series in engineering and computer science.
  ▼p  VLSI, computer architecture, and digital signal processing

• 504

  ▼a  Includes bibliographical references and index.

• 505

  ▼a  Guide lines to VLSI design of neural nets / U. Ramacher -- (Junction) charge-coupled device technology for artificial neural networks / J. Hoekstra -- Analog storage of adjustable synaptic weights / E. Vittoz ... [et al.] -- Precision of computations in analog neural networks / M. Verleysen, P. Jespers -- Architectures for a biology-oriented neuroemulator / S.J. Prange, H. Klar -- Pulsed silicon neural networks : following the biological leader / A.F. Murray ... [et al.] -- ASICs for prototyping of pulse-density modulated neural networks / P. Richert ... [et al.] -- VLSI design of an associative memory based on distributed storage of information / U. R？ckert.

• 505

  ▼a  Silicon integration of learning algorithms and other auto-adaptive properties in a digital feedback neural network / P.Y. Alla ... [et al.] -- Fast design of digital dedicated neuro chips / J. Ouali, G. Saucier, J. Trilhe -- Digital neural network architecture and implementation / J.A. Vlontzos, S.Y. Kung -- Toroidal neural network : architecture and processor granularity issues / S. Jones ... [et al.] -- Unified description of neural algorithms for time-independent pattern recognition / U. Ramacher, B. Sch？rmann -- Design of a 1st generation neurocomputer / U. Ramacher ... [et al.] -- From hardware to software : designing a "neurostation" / P. Bessiere ... [et al.].

• 650

  ▼a  Integrated circuits
  ▼x  Very large scale integration
  ▼x  Design and construction.

• 650

  ▼a  Neural networks (Computer science)
  ▼x  Design and construction.

• 653

  ▼a  VLSI
  ▼a  DESIGN
  ▼a  OF
  ▼a  NEURAL
  ▼a  NETWORKS
  ▼a  THEKLUWER
  ▼a  INTERNATIONAL
  ▼a  SERIES
  ▼a  IN
  ▼a  ENGINEERING
  ▼a  AND
  ▼a  COMPUTER
  ▼a  SCIENCE
  ▼a  ARCHITECTURE
  ▼a  DIGITAL
  ▼a  SIGNAL
  ▼a  PROCESSING

• 700

  ▼a  Ruchert, Ulrich,

• 991

  ▼a  단행본

• 090

  ▼a  621.38195
  ▼b  R14v